The paper describes the additional proven techniques for creating highly effective testbenches. This paper presents topics that are likely to be used by most test-benches. Samples of the techniques, as well as the underlying concepts, are presented. The paper shows several ways to use VIP with OVM technology and provides the knowledge to customize, modify, and extend the techniques to suit the needs of SoC designers. The basic steps to create a first constrained random testbench with VIP and OVM is also presented. It can be a template to develop more complex and powerful test-benches using other computing methods and features of OVM and VIP.
INTRODUCTION
Open Verification Methodology (OVM) [1]- [2] is a complete verification methodology that codifies the best practices for development of verification environments targeted at verifying large gate-count, IP-based SoCs. Verification productivity stems from the ability to quickly develop individual verification components, encapsulate them into larger reusable verification components, and reuse them in different configurations and at different levels of abstraction. OVM supports -bottom-up‖ reuse by allowing block-level components and environments to be encapsulated and reused as blocks that can be composed into a system. -Top-down‖ reuse allows transaction-level verification environments to be assembled with system-level models of the design, and then reused as the design is refined down to RTL. The remainder of this paper is organized as follows. Section 2 presents features of OVM for modular communication between components. Section 3 explains about reusable verification components. In Section 4, Transaction Level Modeling with Multiple Abstraction Levels is provided in VIPs by providing complete stimulus control to user at any abstraction level. Section 5, explains the steps for building a test environment using Verification IP (VIP) and OVM. Section 6 draws final conclusions.
FEATURES OF OVM
The Open Verification Methodology (OVM) is an opensource System Verilog class library and advanced methodology that defines a framework for reusable verification IP (VIP) and tests. It is based on the IEEE 1800 System Verilog standard and provides building blocks (objects) and a common set of verification-related utilities.
The features of OVM are as under:
i.
Data Design -Infrastructure for class property abstracting and simplifying the user code for setting, getting, and printing property variables.
ii. Stimulus Generation -Classes and infrastructure to enable fine-grain control of sequential data streams for module-and system-level stimulus generation. Users can randomize data based on the current state of the environment, including the Design Under Test (DUT) state, interface, or previously-generated data. Users are provided out-of-the-box stimulus generation, which can be customized to include user defined hierarchical transactions and transaction streams.
iii. Building and Running the Verification EnvironmentCreating a complete verification environment for a SoC containing different protocols, interfaces and processors is becoming more and more difficult. Base classes are provided for each functional aspect of a verification environment in the System Verilog OVM Class Library [3] . The library provides facilities for streamlining the integration of user-defined types into the verification environment. A topology build infrastructure and methodology provide users flexibility in defining required testbench structures. A common configuration interface enables the user to query and set fields in order to customize run-time behavior and topology.
iv. Coverage Model Design -Best-known practices for incorporating coverage into a reusable verification component.
v. Built-in Checking Support -Best-known practices for incorporating physical-and functional layer checks into a reusable verification component.
OVM [4] has features that greatly help with reuse such as the configuration mechanism, class factories, TLMs and sequences.
VERIFICATION & MODELING
The reusable components, called intellectual property (IP) blocks or cores, are typically synthesizable register-transfer level (RTL) designs (often called soft cores) or layout level designs (often called hard cores). The concept of reuse can be carried out at the block, platform, or chip levels, and involves making the IP sufficiently general, configurable, or programmable, for use in a wide range of applications [5] . Reusable verification components are system which works at multiple abstraction levels and one only need to replace Transaction Level Modeling (TLM) level master/slave with RTL master/slave once cores are ready. These are system verilog based OVM compliant verification component. [6] . 
PROPOSED TESTBENCH DESIGN
VIP and OVM provide the option to rapidly build a wellarchitected, advanced verification infrastructure. In this section, a few basic OVM concepts and techniques have been applied to quickly achieve a basic constrained random testbench. The major steps to create a test environment using VIP and OVM are: 
i. Creation of Test Environment
The testbench is instantiated in a top-level module to create a class-based simulation environment. The top module contains the typical HDL constructs and a configuration class which contains a System Verilog interface. This interface is used to connect the class-based testbench to the DUT. The environment inside the testbench uses a virtual interface variable to refer to the System Verilog interface (Abstraction Adaptor / VIP BFM). Protocol checking assertion monitor can also be instantiated and connected to the DUT in this top level module. [9] - [12] . The basic architecture of a VIP is as shown below:
The main feature of this new architecture of test bench is that it requires very few connections of ports and exports of the TLM components to get the test up and running. In some cases it might even not require any connections to be done and just requires the instantiation of the TLM components. VIP includes VIP_base library which takes care of the connections of ports and exports. 
ii. VIP Configuration
The configuration class contains a virtual System Verilog interface which is used to connect the testbench to DUT. Apart from this, it is used to configure the VIP. This includes passing the information how the VIP is going to be used and protocol related parameter values. This may also be used to instantiate internal passive components (scoreboard and coverage). 
iii. Constrained Random Sequence Generation

Sequence Writing
A bfm supports a set of sequence items. These items are different to normal sequence items in that they have methods which know how to apply the item to the bfm (in VIP_driver) and receive it from the bfm (in VIP_monitor). The VIP_driver and VIP_monitor are part of the VIP_base library which is provided with the VIP.
Using VIP sequence items is no different to using any other kind of item. The start and finish a VIP_sequence_item would be created like any other sequence item. The only restriction is that it has been done so from inside an VIP_sequence provided in the VIP_base library. While creating the sequence item, the sequence item properties can be randomized with constraints as shown in the below code snippet. 
Sequence Starting
Having written a sequence, it is required to start it on an agent. There are two ways to do this. One is to explicitly call start; the other is set the default sequence in the configuration. #10000; `mvc_report_info("sample_environment", "Test completed due to timeout") endtask … endclass The run task above declares and creates a test sequence. It then calls the start method of the master agent's VIP_export. This export is connected to the sequencer, so the call to start is routed to the sequencer inside the agent. In the code above, it is terminated either when a timeout or the sequence ends.
Starting a sequence by setting the default sequence
The sequence can be started by simply setting the default sequence in the configuration. This can be done as shown in the below code snippet: m_master_config.set_default_sequence( axi_random_sequence::get_type() , 10 ); This means that axi_random_sequence will execute 10 random items on the master.
CONCLUSION
As evident from the result in the previous sections with the most latest technologies, VIP and OVM present new concepts and techniques. When applied effectively, the new practices will provide the maximum benefit from a constrained random verification methodology i.e. save verification time and effort, increase test effectiveness and coverage, increase reuse etc. The presented work provides an introduction to the use of VIP with OVM and opens avenues for researchers to work on VIP & OVM for new developments. It also, lays a solid foundation for creating advanced test-benches.
